Plan particular, including definite design and register interfaces

RTL code advancement and audit

Practical reproduction at the module and gadget levels

Timing requirements and timing conclusion at the module and chip levels

Lab investigating of items

Bug section and following

Documentation of all periods of plan and amendment control

Apply